18**П** 1С

17**||** 2C

16 **1** 3C

15 **]** 4C 14 **]** 5C

13**П** 6C

12**1**7C

11 8C 10 COM

N PACKAGE (TOP VIEW)

1B

2B **[**] 2 3B **[**] 3

4В П

5B **∏**

6B**∏** 6

7В **П** 7


8B **[**] 8

GND [

SLDS115 – FEBRUARY 1998

- 500-mA Rated Collector Current (Single Output)
- High-Voltage Outputs . . . 100 V
- Output Clamp Diodes
- Inputs Compatible With Various Types of Logic
- Relay Driver Applications
- Compatible With ULN2800A Series
- Packaged in Plastic (N) DIPs


description



The SN75423 has a 2700- Ω series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS. The SN75424 has a 10.5-k Ω series base resistor to allow operation directly with CMOS or PMOS that use supply voltages of 6 to 15 V.


The SN75423 and SN75424 are designed for operation from 0°C to 85°C.

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLDS115 - FEBRUARY 1998

schematic (each Darlington pair)



absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Collector-emitter voltage, V _{CE}	100 V
Input voltage, V _I (see Note 1)	
Continuous collector current	500 mA
Output clamp diode current, I _{OK}	500 mA
Total substrate-terminal current	–2.5 A
Continuous total power dissipation at or below 25°C free air temperature	1150 mW
Operating free-air temperature range, T _A	0°C to 85°C
Storage temperature range, T _{stq}	. −65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

NOTE 1: All voltage values are with respect to the emitter/substrate, terminal 9.



electrical characteristics, $T_A = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST COMPLICATE		SN75423		SN75424		UNIT			
		FIGURE	TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNII
V _{I(on)}	On-state input voltage	5	V _{CE} = 2 V	I _C = 125 mA						5	- v
				I _C = 200 mA			2.4			6	
				I _C = 250 mA			2.7				
				$I_C = 275 \text{ mA}$						7	
				$I_C = 300 \text{ mA}$			3				
				$I_C = 350 \text{ mA}$						8	
	Collector-emitter saturation voltage		I _I = 250 μA,	I _C = 100 mA		0.9	1.1		0.9	1.1	V
V _{CE(sat)}		6	$I_{I} = 350 \mu A$,	$I_C = 200 \text{ mA}$		1	1.3		1	1.3	
			$I_{I} = 500 \mu A$,	$I_C = 350 \text{ mA}$		1.2	1.6		1.2	1.6	
VF	Clamp-diode forward voltage	8	IF = 350 mA			1.7	2		1.7	2	٧
ICEX	Collector cutoff current	1	V _{CE} = 100 V,	I _I = 0			100			100	
			2	V _{CE} = 100 V, T _A = 70°C	V _I = 1 V,						500
I(off)	Off-state input current	3	V _{CE} = 100 V, T _A = 70°C	I _C = 500 μA,	50	65		50	65		μΑ
	Input current	4	V _I = 3.85 V			0.93	1.35				mA
l(on)			V _I = 5 V						0.35	0.5	
			V _I = 12 V						1	1.45	
IR	Clamp-diode reverse current	7	V _R = 100 V				50			50	μΑ
Ci	Input capacitance		V _I = 0,	f = 1 MHz		15	30		15	30	pF

switching characteristics, $T_A = 25^{\circ}C$ free-air temperature

PARAMETER		TEST CONDITIONS	MIN TY	P MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	V_S = 50 V, R_L = 163 Ω , C_L = 15 pF, See Figure 9	1:	30	ns
^t PHL	Propagation delay time, high-to-low-level output	V_S = 50 V, R_L = 163 Ω , C_L = 15 pF, See Figure 9	:	20	ns
VOH	High-level output voltage after switching	$V_S = 60 \text{ V}$, $I_O \approx 300 \text{ mA}$, See Figure 10	V _S -20		mV

PARAMETER MEASUREMENT INFORMATION




Figure 1. I_{CEX}




Figure 3. I_{I(off)}




Figure 5. V_{I(on)}




Figure 7. IR




Figure 2. I_{CEX}




Figure 4. I_{I(on)}




Figure 6. h_{FE}, V_{CE(sat)}





Figure 8. V_F

SLDS115 - FEBRUARY 1998


PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz, $Z_O = 50 \Omega$.

- B. C_I includes probe and jig capacitance.
- C. For testing the SN75423, $V_{IH} = 3 V$; for the SN75424, $V_{IH} = 8 V$.

Figure 9. Propogation Delay Test Circuit and Voltage Waveforms



NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz, Z_O = 50 Ω .

- B. C_L includes probe and jig capacitance.
- C. For testing the SN75423, $V_{IH} = 3 \text{ V}$; for the SN75424, $V_{IH} = 8 \text{ V}$.

Figure 10. Latch-Up Test Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated